50 lines
1015 B
C
50 lines
1015 B
C
|
|
#ifndef _CPU_H
|
|
#define _CPU_H
|
|
|
|
#if defined __AVR__
|
|
|
|
#include <avr/interrupt.h>
|
|
|
|
#elif defined __ARM_LPC1114__
|
|
|
|
#include "cmsis-lpc11xx.h" // For __ASM().
|
|
|
|
#elif defined __ARM_STM32F411__
|
|
|
|
#include "cmsis-stm32f4xx.h" // For __ASM().
|
|
|
|
#endif
|
|
|
|
#if defined __ARMEL__
|
|
|
|
/** Enable interrupts.
|
|
|
|
This enables interrupts by clearing the I-bit in the CPSR.
|
|
|
|
Code copied from MBED, __enable_irq(), in file
|
|
mbed/libraries/mbed/targets/cmsis/core_cmFunc.h.
|
|
*/
|
|
static void sei(void) __attribute__ ((always_inline));
|
|
inline void sei(void) {
|
|
__ASM volatile ("cpsie i" ::: "memory");
|
|
}
|
|
|
|
/** Disable interrupts.
|
|
|
|
This disables interrupts by setting the I-bit in the CPSR.
|
|
|
|
Code copied from MBED, __disable_irq(), in file
|
|
mbed/libraries/mbed/targets/cmsis/core_cmFunc.h.
|
|
*/
|
|
static void cli(void) __attribute__ ((always_inline));
|
|
inline void cli(void) {
|
|
__ASM volatile ("cpsid i" ::: "memory");
|
|
}
|
|
|
|
#endif /* __AVR__, __ARMEL__ */
|
|
|
|
void cpu_init(void);
|
|
|
|
#endif /* _CPU_H */
|