128 lines
2.3 KiB
C
128 lines
2.3 KiB
C
// UART
|
|
#define RXD DIO0
|
|
#define TXD DIO1
|
|
|
|
// SPI
|
|
#define SCK DIO13
|
|
#define MISO DIO12
|
|
#define MOSI DIO11
|
|
#define SS DIO10
|
|
|
|
// TWI (I2C)
|
|
#define SCL AIO5
|
|
#define SDA AIO4
|
|
|
|
// timers and PWM
|
|
#define OC0A DIO6
|
|
#define OC0B DIO5
|
|
#define OC1A DIO9
|
|
#define OC1B DIO10
|
|
#define OC2A DIO11
|
|
#define OC2B DIO3
|
|
|
|
#define ICP1 DIO8
|
|
|
|
/*
|
|
pins
|
|
*/
|
|
|
|
#define DIO0_PIN PIND0
|
|
#define DIO0_RPORT PIND
|
|
#define DIO0_WPORT PORTD
|
|
#define DIO0_DDR DDRD
|
|
|
|
#define DIO1_PIN PIND1
|
|
#define DIO1_RPORT PIND
|
|
#define DIO1_WPORT PORTD
|
|
#define DIO1_DDR DDRD
|
|
|
|
#define DIO2_PIN PIND2
|
|
#define DIO2_RPORT PIND
|
|
#define DIO2_WPORT PORTD
|
|
#define DIO2_DDR DDRD
|
|
|
|
#define DIO3_PIN PIND3
|
|
#define DIO3_RPORT PIND
|
|
#define DIO3_WPORT PORTD
|
|
#define DIO3_DDR DDRD
|
|
|
|
#define DIO4_PIN PIND4
|
|
#define DIO4_RPORT PIND
|
|
#define DIO4_WPORT PORTD
|
|
#define DIO4_DDR DDRD
|
|
|
|
#define DIO5_PIN PIND5
|
|
#define DIO5_RPORT PIND
|
|
#define DIO5_WPORT PORTD
|
|
#define DIO5_DDR DDRD
|
|
|
|
#define DIO6_PIN PIND6
|
|
#define DIO6_RPORT PIND
|
|
#define DIO6_WPORT PORTD
|
|
#define DIO6_DDR DDRD
|
|
|
|
#define DIO7_PIN PIND7
|
|
#define DIO7_RPORT PIND
|
|
#define DIO7_WPORT PORTD
|
|
#define DIO7_DDR DDRD
|
|
|
|
#define DIO8_PIN PINB0
|
|
#define DIO8_RPORT PINB
|
|
#define DIO8_WPORT PORTB
|
|
#define DIO8_DDR DDRB
|
|
|
|
#define DIO9_PIN PINB1
|
|
#define DIO9_RPORT PINB
|
|
#define DIO9_WPORT PORTB
|
|
#define DIO9_DDR DDRB
|
|
|
|
#define DIO10_PIN PINB2
|
|
#define DIO10_RPORT PINB
|
|
#define DIO10_WPORT PORTB
|
|
#define DIO10_DDR DDRB
|
|
|
|
#define DIO11_PIN PINB3
|
|
#define DIO11_RPORT PINB
|
|
#define DIO11_WPORT PORTB
|
|
#define DIO11_DDR DDRB
|
|
|
|
#define DIO12_PIN PINB4
|
|
#define DIO12_RPORT PINB
|
|
#define DIO12_WPORT PORTB
|
|
#define DIO12_DDR DDRB
|
|
|
|
#define DIO13_PIN PINB5
|
|
#define DIO13_RPORT PINB
|
|
#define DIO13_WPORT PORTB
|
|
#define DIO13_DDR DDRB
|
|
|
|
#define AIO0_PIN PINC0
|
|
#define AIO0_RPORT PINC
|
|
#define AIO0_WPORT PORTC
|
|
#define AIO0_DDR DDRC
|
|
|
|
#define AIO1_PIN PINC1
|
|
#define AIO1_RPORT PINC
|
|
#define AIO1_WPORT PORTC
|
|
#define AIO1_DDR DDRC
|
|
|
|
#define AIO2_PIN PINC2
|
|
#define AIO2_RPORT PINC
|
|
#define AIO2_WPORT PORTC
|
|
#define AIO2_DDR DDRC
|
|
|
|
#define AIO3_PIN PINC3
|
|
#define AIO3_RPORT PINC
|
|
#define AIO3_WPORT PORTC
|
|
#define AIO3_DDR DDRC
|
|
|
|
#define AIO4_PIN PINC4
|
|
#define AIO4_RPORT PINC
|
|
#define AIO4_WPORT PORTC
|
|
#define AIO4_DDR DDRC
|
|
|
|
#define AIO5_PIN PINC5
|
|
#define AIO5_RPORT PINC
|
|
#define AIO5_WPORT PORTC
|
|
#define AIO5_DDR DDRC
|